[OpenWrt-Devel] Merged: ramips: Increase GB-PC2 SPI frequency to 80MHz

Christian Lamparter chunkeey at gmail.com
Mon Mar 25 16:43:26 EDT 2019

On Monday, March 25, 2019 2:16:04 PM CET Petr Štetiar wrote:
> Thanks! Merged into my staging tree at https://git.openwrt.org/openwrt/staging/ynezz.git


So, I think in order for this to "work as expected" the sysclock
in the mt7621.dtsi should be at 220 MHz (as in the upstream
drivers/staging/mt7621-dts/mt7621.dtsi) instead of 50 MHz.

That said, I don't think this will break anything since the mt7621-spi driver
from 0043-spi-add-mt7621-support.patch, just limits it at the fake "25 Mhz" 
(which should be ~110 MHz). So, this will just look odd and makes no sense
at the first glance.


openwrt-devel mailing list
openwrt-devel at lists.openwrt.org

More information about the openwrt-devel mailing list