[OpenWrt-Devel] [PATCH 1/9] CC PowerCloud CAP324 Kernel BSP
Daniel Dickinson
openwrt at daniel.thecshore.com
Sun Aug 2 01:03:14 EDT 2015
Signed-off-by: Daniel Dickinson <openwrt at daniel.thecshore.com>
---
target/linux/ar71xx/config-4.1 | 1 +
.../814-MIPS-ath79-add-cap324-support.patch | 183 +++++++++++++++++++++
2 files changed, 184 insertions(+)
create mode 100644 target/linux/ar71xx/patches-4.1/814-MIPS-ath79-add-cap324-support.patch
diff --git a/target/linux/ar71xx/config-4.1 b/target/linux/ar71xx/config-4.1
index 1e31a01..c01ec6e 100644
--- a/target/linux/ar71xx/config-4.1
+++ b/target/linux/ar71xx/config-4.1
@@ -47,6 +47,7 @@ CONFIG_ATH79_MACH_AP96=y
CONFIG_ATH79_MACH_ARCHER_C7=y
CONFIG_ATH79_MACH_AW_NR580=y
CONFIG_ATH79_MACH_BHU_BXU2000N2_A=y
+CONFIG_ATH79_MACH_CAP324=y
CONFIG_ATH79_MACH_CAP4200AG=y
CONFIG_ATH79_MACH_CARAMBOLA2=y
CONFIG_ATH79_MACH_CPE510=y
diff --git a/target/linux/ar71xx/patches-4.1/814-MIPS-ath79-add-cap324-support.patch b/target/linux/ar71xx/patches-4.1/814-MIPS-ath79-add-cap324-support.patch
new file mode 100644
index 0000000..62e36c5
--- /dev/null
+++ b/target/linux/ar71xx/patches-4.1/814-MIPS-ath79-add-cap324-support.patch
@@ -0,0 +1,183 @@
+Index: linux-4.1.3/arch/mips/ath79/Kconfig
+===================================================================
+--- linux-4.1.3.orig/arch/mips/ath79/Kconfig
++++ linux-4.1.3/arch/mips/ath79/Kconfig
+@@ -896,6 +896,16 @@ config ATH79_MACH_MR900
+ select ATH79_DEV_M25P80
+ select ATH79_DEV_WMAC
+
++config ATH79_MACH_CAP324
++ bool "PowerCloud Systems CAP324 support"
++ select SOC_AR934X
++ select ATH79_DEV_AP9X_PCI if PCI
++ select ATH79_DEV_ETH
++ select ATH79_DEV_GPIO_BUTTONS
++ select ATH79_DEV_LEDS_GPIO
++ select ATH79_DEV_M25P80
++ select ATH79_DEV_WMAC
++
+ config ATH79_MACH_EAP7660D
+ bool "Senao EAP7660D support"
+ select SOC_AR71XX
+Index: linux-4.1.3/arch/mips/ath79/Makefile
+===================================================================
+--- linux-4.1.3.orig/arch/mips/ath79/Makefile
++++ linux-4.1.3/arch/mips/ath79/Makefile
+@@ -56,6 +56,7 @@ obj-$(CONFIG_ATH79_MACH_AP96) += mach-a
+ obj-$(CONFIG_ATH79_MACH_ARCHER_C7) += mach-archer-c7.o
+ obj-$(CONFIG_ATH79_MACH_AW_NR580) += mach-aw-nr580.o
+ obj-$(CONFIG_ATH79_MACH_BHU_BXU2000N2_A)+= mach-bhu-bxu2000n2-a.o
++obj-$(CONFIG_ATH79_MACH_CAP324) += mach-cap324.o
+ obj-$(CONFIG_ATH79_MACH_CAP4200AG) += mach-cap4200ag.o
+ obj-$(CONFIG_ATH79_MACH_CPE510) += mach-cpe510.o
+ obj-$(CONFIG_ATH79_MACH_DB120) += mach-db120.o
+Index: linux-4.1.3/arch/mips/ath79/mach-cap324.c
+===================================================================
+--- /dev/null
++++ linux-4.1.3/arch/mips/ath79/mach-cap324.c
+@@ -0,0 +1,133 @@
++/*
++ * PowerCloud Systems CAP324 board support
++ *
++ * Copyright (C) 2012 Gabor Juhos <juhosg at openwrt.org>
++ * Copyright (C) 2012-2013 PowerCloud Systems
++ * Copyright (C) 2015 Daniel Dickinson
++ *
++ * This program is free software; you can redistribute it and/or modify it
++ * under the terms of the GNU General Public License version 2 as published
++ * by the Free Software Foundation.
++ */
++
++#include <linux/pci.h>
++#include <linux/phy.h>
++#include <linux/platform_device.h>
++#include <linux/ath9k_platform.h>
++
++#include <asm/mach-ath79/ar71xx_regs.h>
++
++#include "common.h"
++#include "dev-ap9x-pci.h"
++#include "dev-eth.h"
++#include "dev-gpio-buttons.h"
++#include "dev-leds-gpio.h"
++#include "dev-m25p80.h"
++#include "dev-spi.h"
++#include "dev-usb.h"
++#include "dev-wmac.h"
++#include "machtypes.h"
++
++#define CAP324_GPIO_LED_POWER_GREEN 12
++#define CAP324_GPIO_LED_POWER_AMBER 13
++#define CAP324_GPIO_LED_LAN_GREEN 14
++#define CAP324_GPIO_LED_LAN_AMBER 15
++#define CAP324_GPIO_LED_WLAN_GREEN 18
++#define CAP324_GPIO_LED_WLAN_AMBER 19
++
++#define CAP324_GPIO_BTN_RESET 17
++
++#define CAP324_KEYS_POLL_INTERVAL 20 /* msecs */
++#define CAP324_KEYS_DEBOUNCE_INTERVAL (3 * CAP324_KEYS_POLL_INTERVAL)
++
++#define CAP324_MAC_OFFSET 0
++#define CAP324_WMAC_CALDATA_OFFSET 0x1000
++#define CAP324_PCIE_CALDATA_OFFSET 0x5000
++
++static struct gpio_led cap324_leds_gpio[] __initdata = {
++ {
++ .name = "pcs:green:power",
++ .gpio = CAP324_GPIO_LED_POWER_GREEN,
++ .active_low = 1,
++ },
++ {
++ .name = "pcs:amber:power",
++ .gpio = CAP324_GPIO_LED_POWER_AMBER,
++ .active_low = 1,
++ },
++ {
++ .name = "pcs:green:lan",
++ .gpio = CAP324_GPIO_LED_LAN_GREEN,
++ .active_low = 1,
++ },
++ {
++ .name = "pcs:amber:lan",
++ .gpio = CAP324_GPIO_LED_LAN_AMBER,
++ .active_low = 1,
++ },
++ {
++ .name = "pcs:green:wlan",
++ .gpio = CAP324_GPIO_LED_WLAN_GREEN,
++ .active_low = 1,
++ },
++ {
++ .name = "pcs:amber:wlan",
++ .gpio = CAP324_GPIO_LED_WLAN_AMBER,
++ .active_low = 1,
++ },
++};
++
++static struct gpio_keys_button cap324_gpio_keys[] __initdata = {
++ {
++ .desc = "Reset button",
++ .type = EV_KEY,
++ .code = KEY_RESTART,
++ .debounce_interval = CAP324_KEYS_DEBOUNCE_INTERVAL,
++ .gpio = CAP324_GPIO_BTN_RESET,
++ .active_low = 1,
++ },
++};
++
++static void __init cap324_setup(void)
++{
++ u8 *art = (u8 *) KSEG1ADDR(0x1fff0000);
++ u8 mac[6];
++
++ ath79_gpio_output_select(CAP324_GPIO_LED_LAN_GREEN,
++ AR934X_GPIO_OUT_GPIO);
++ ath79_gpio_output_select(CAP324_GPIO_LED_LAN_AMBER,
++ AR934X_GPIO_OUT_GPIO);
++
++ ath79_register_m25p80(NULL);
++
++ ath79_register_leds_gpio(-1, ARRAY_SIZE(cap324_leds_gpio),
++ cap324_leds_gpio);
++ ath79_register_gpio_keys_polled(-1, CAP324_KEYS_POLL_INTERVAL,
++ ARRAY_SIZE(cap324_gpio_keys),
++ cap324_gpio_keys);
++
++ ath79_init_mac(mac, art + CAP324_MAC_OFFSET, -1);
++ ath79_wmac_disable_2ghz();
++ ath79_register_wmac(art + CAP324_WMAC_CALDATA_OFFSET, mac);
++
++ ath79_init_mac(mac, art + CAP324_MAC_OFFSET, -2);
++ ap91_pci_init(art + CAP324_PCIE_CALDATA_OFFSET, mac);
++
++ ath79_setup_ar934x_eth_cfg(AR934X_ETH_CFG_RGMII_GMAC0 |
++ AR934X_ETH_CFG_SW_ONLY_MODE);
++
++ ath79_register_mdio(0, 0x0);
++
++ ath79_init_mac(ath79_eth0_data.mac_addr,
++ art + CAP324_MAC_OFFSET, -2);
++
++ /* GMAC0 is connected to an external PHY */
++ ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;
++ ath79_eth0_data.phy_mask = BIT(0);
++ ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev;
++ ath79_eth0_pll_data.pll_1000 = 0x06000000;
++ ath79_register_eth(0);
++}
++
++MIPS_MACHINE(ATH79_MACH_CAP324, "CAP324", "PowerCloud CAP324",
++ cap324_setup);
+Index: linux-4.1.3/arch/mips/ath79/machtypes.h
+===================================================================
+--- linux-4.1.3.orig/arch/mips/ath79/machtypes.h
++++ linux-4.1.3/arch/mips/ath79/machtypes.h
+@@ -39,6 +39,7 @@ enum ath79_mach_type {
+ ATH79_MACH_ARCHER_C7, /* TP-LINK Archer C7 board */
+ ATH79_MACH_AW_NR580, /* AzureWave AW-NR580 */
+ ATH79_MACH_BHU_BXU2000N2_A1, /* BHU BXU2000n-2 A1 */
++ ATH79_MACH_CAP324, /* PowerCloud Systems CAP324 */
+ ATH79_MACH_CAP4200AG, /* Senao CAP4200AG */
+ ATH79_MACH_CARAMBOLA2, /* 8devices Carambola2 */
+ ATH79_MACH_CPE510, /* TP-LINK CPE510 */
_______________________________________________
openwrt-devel mailing list
openwrt-devel at lists.openwrt.org
https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-devel
More information about the openwrt-devel
mailing list