[OpenWrt-Devel] [PATCH v2 1/3] ar71xx: add kernel support for the EnGenius ESR900
Forest Crossman
cyrozap at gmail.com
Sun Jun 22 16:20:57 EDT 2014
Signed-off-by: Forest Crossman <cyrozap at gmail.com>
---
target/linux/ar71xx/config-3.10 | 1 +
.../ar71xx/files/arch/mips/ath79/mach-esr900.c | 222 +++++++++++++++++++++
target/linux/ar71xx/files/arch/mips/ath79/nvram.c | 16 ++
.../610-MIPS-ath79-openwrt-machines.patch | 18 +-
4 files changed, 254 insertions(+), 3 deletions(-)
create mode 100644 target/linux/ar71xx/files/arch/mips/ath79/mach-esr900.c
diff --git a/target/linux/ar71xx/config-3.10 b/target/linux/ar71xx/config-3.10
index c294cd8..78d5359 100644
--- a/target/linux/ar71xx/config-3.10
+++ b/target/linux/ar71xx/config-3.10
@@ -47,6 +47,7 @@ CONFIG_ATH79_MACH_DIR_825_B1=y
CONFIG_ATH79_MACH_DIR_825_C1=y
CONFIG_ATH79_MACH_DRAGINO2=y
CONFIG_ATH79_MACH_EAP7660D=y
+CONFIG_ATH79_MACH_ESR900=y
CONFIG_ATH79_MACH_EW_DORIN=y
CONFIG_ATH79_MACH_GS_OOLITE=y
CONFIG_ATH79_MACH_HORNET_UB=y
diff --git a/target/linux/ar71xx/files/arch/mips/ath79/mach-esr900.c b/target/linux/ar71xx/files/arch/mips/ath79/mach-esr900.c
new file mode 100644
index 0000000..0ef3dd1
--- /dev/null
+++ b/target/linux/ar71xx/files/arch/mips/ath79/mach-esr900.c
@@ -0,0 +1,222 @@
+/*
+ * EnGenius ESR900 board support
+ *
+ * Copyright (C) 2008-2012 Gabor Juhos <juhosg at openwrt.org>
+ * Copyright (C) 2008 Imre Kaloz <kaloz at openwrt.org>
+ *
+ * This program is free software; you can redistribute it and/or modify it
+ * under the terms of the GNU General Public License version 2 as published
+ * by the Free Software Foundation.
+ */
+
+#include <linux/platform_device.h>
+#include <linux/ar8216_platform.h>
+
+#include <asm/mach-ath79/ar71xx_regs.h>
+
+#include "common.h"
+#include "pci.h"
+#include "dev-ap9x-pci.h"
+#include "dev-gpio-buttons.h"
+#include "dev-eth.h"
+#include "dev-leds-gpio.h"
+#include "dev-m25p80.h"
+#include "dev-usb.h"
+#include "dev-wmac.h"
+#include "machtypes.h"
+#include "nvram.h"
+
+#define ESR900_GPIO_LED_POWER 2
+#define ESR900_GPIO_LED_WLAN_2G 13
+#define ESR900_GPIO_LED_WPS_BLUE 19
+#define ESR900_GPIO_LED_WPS_AMBER 22
+#define ESR900_GPIO_LED_WLAN_5G 23
+
+#define ESR900_GPIO_BTN_WPS 16
+#define ESR900_GPIO_BTN_RESET 17
+
+#define ESR900_KEYS_POLL_INTERVAL 20 /* msecs */
+#define ESR900_KEYS_DEBOUNCE_INTERVAL (3 * ESR900_KEYS_POLL_INTERVAL)
+
+#define ESR900_CALDATA_ADDR 0x1fff0000
+#define ESR900_WMAC_CALDATA_OFFSET 0x1000
+#define ESR900_PCIE_CALDATA_OFFSET 0x5000
+
+#define ESR900_CONFIG_ADDR 0x1f030000
+#define ESR900_CONFIG_SIZE 0x10000
+
+#define ESR900_LAN_PHYMASK BIT(0)
+#define ESR900_WAN_PHYMASK BIT(5)
+#define ESR900_MDIO_MASK (~(ESR900_LAN_PHYMASK | ESR900_WAN_PHYMASK))
+
+static struct gpio_led esr900_leds_gpio[] __initdata = {
+ {
+ .name = "engenius:amber:power",
+ .gpio = ESR900_GPIO_LED_POWER,
+ .active_low = 1,
+ },
+ {
+ .name = "engenius:blue:wlan-2g",
+ .gpio = ESR900_GPIO_LED_WLAN_2G,
+ .active_low = 1,
+ },
+ {
+ .name = "engenius:blue:wps",
+ .gpio = ESR900_GPIO_LED_WPS_BLUE,
+ .active_low = 1,
+ },
+ {
+ .name = "engenius:amber:wps",
+ .gpio = ESR900_GPIO_LED_WPS_AMBER,
+ .active_low = 1,
+ },
+ {
+ .name = "engenius:blue:wlan-5g",
+ .gpio = ESR900_GPIO_LED_WLAN_5G,
+ .active_low = 1,
+ }
+};
+
+static struct gpio_keys_button esr900_gpio_keys[] __initdata = {
+ {
+ .desc = "WPS button",
+ .type = EV_KEY,
+ .code = KEY_WPS_BUTTON,
+ .debounce_interval = ESR900_KEYS_DEBOUNCE_INTERVAL,
+ .gpio = ESR900_GPIO_BTN_WPS,
+ .active_low = 1,
+ },
+ {
+ .desc = "Reset button",
+ .type = EV_KEY,
+ .code = KEY_RESTART,
+ .debounce_interval = ESR900_KEYS_DEBOUNCE_INTERVAL,
+ .gpio = ESR900_GPIO_BTN_RESET,
+ .active_low = 1,
+ },
+};
+
+static struct ar8327_pad_cfg esr900_ar8327_pad0_cfg;
+static struct ar8327_pad_cfg esr900_ar8327_pad6_cfg;
+
+static struct ar8327_platform_data esr900_ar8327_data = {
+ .pad0_cfg = &esr900_ar8327_pad0_cfg,
+ .pad6_cfg = &esr900_ar8327_pad6_cfg,
+ .port0_cfg = {
+ .force_link = 1,
+ .speed = AR8327_PORT_SPEED_1000,
+ .duplex = 1,
+ .txpause = 1,
+ .rxpause = 1,
+ },
+ .port6_cfg = {
+ .force_link = 1,
+ .speed = AR8327_PORT_SPEED_1000,
+ .duplex = 1,
+ .txpause = 1,
+ .rxpause = 1,
+ },
+};
+
+static struct mdio_board_info esr900_mdio0_info[] = {
+ {
+ .bus_id = "ag71xx-mdio.0",
+ .phy_addr = 0,
+ .platform_data = &esr900_ar8327_data,
+ },
+};
+
+static void __init esr900_gmac_setup(void)
+{
+ void __iomem *base;
+ u32 t;
+
+ base = ioremap(QCA955X_GMAC_BASE, QCA955X_GMAC_SIZE);
+
+ t = __raw_readl(base + QCA955X_GMAC_REG_ETH_CFG);
+
+ t &= ~(QCA955X_ETH_CFG_RGMII_EN | QCA955X_ETH_CFG_GE0_SGMII);
+ t |= QCA955X_ETH_CFG_RGMII_EN;
+
+ __raw_writel(t, base + QCA955X_GMAC_REG_ETH_CFG);
+
+ iounmap(base);
+}
+
+static void __init esr900_common_setup(void)
+{
+ const char *config = (char *) KSEG1ADDR(ESR900_CONFIG_ADDR);
+ u8 *art = (u8 *) KSEG1ADDR(ESR900_CALDATA_ADDR);
+ u8 lan_mac[6];
+ u8 wlan0_mac[6];
+ u8 wlan1_mac[6];
+
+ if (ath79_nvram_parse_mac_addr(config, ESR900_CONFIG_SIZE,
+ "ethaddr=", lan_mac) == 0) {
+ ath79_init_local_mac(ath79_eth0_data.mac_addr, lan_mac);
+ ath79_init_mac(wlan0_mac, lan_mac, 0);
+ ath79_init_mac(wlan1_mac, lan_mac, 1);
+ } else {
+ printk(KERN_ERR "mach-esr900: could not find ethaddr in u-boot environment\n");
+ }
+
+ ath79_register_m25p80(NULL);
+
+ ath79_register_leds_gpio(-1, ARRAY_SIZE(esr900_leds_gpio),
+ esr900_leds_gpio);
+ ath79_register_gpio_keys_polled(-1, ESR900_KEYS_POLL_INTERVAL,
+ ARRAY_SIZE(esr900_gpio_keys),
+ esr900_gpio_keys);
+
+ ath79_register_usb();
+
+ ath79_register_wmac(art + ESR900_WMAC_CALDATA_OFFSET, wlan0_mac);
+
+ esr900_gmac_setup();
+
+ ath79_register_mdio(0, 0x0);
+
+ mdiobus_register_board_info(esr900_mdio0_info,
+ ARRAY_SIZE(esr900_mdio0_info));
+
+ /* GMAC0 is connected to the RMGII interface */
+ ath79_eth0_data.phy_if_mode = PHY_INTERFACE_MODE_RGMII;
+ ath79_eth0_data.phy_mask = ESR900_LAN_PHYMASK;
+ ath79_eth0_data.mii_bus_dev = &ath79_mdio0_device.dev;
+
+ ath79_register_eth(0);
+
+ /* GMAC1 is connected to the SGMII interface */
+ ath79_eth1_data.phy_if_mode = PHY_INTERFACE_MODE_SGMII;
+ ath79_eth1_data.speed = SPEED_1000;
+ ath79_eth1_data.duplex = DUPLEX_FULL;
+
+ ath79_register_eth(1);
+
+ ap91_pci_init(art + ESR900_PCIE_CALDATA_OFFSET, wlan1_mac);
+}
+
+static void __init esr900_010_setup(void)
+{
+ /* GMAC0 of the AR8337 switch is connected to GMAC0 via RGMII */
+ esr900_ar8327_pad0_cfg.mode = AR8327_PAD_MAC_RGMII;
+ esr900_ar8327_pad0_cfg.txclk_delay_en = true;
+ esr900_ar8327_pad0_cfg.rxclk_delay_en = true;
+ esr900_ar8327_pad0_cfg.txclk_delay_sel = AR8327_CLK_DELAY_SEL1;
+ esr900_ar8327_pad0_cfg.rxclk_delay_sel = AR8327_CLK_DELAY_SEL2;
+
+ /* GMAC6 of the AR8337 switch is connected to GMAC1 via SGMII */
+ esr900_ar8327_pad6_cfg.mode = AR8327_PAD_MAC_SGMII;
+ esr900_ar8327_pad6_cfg.rxclk_delay_en = true;
+ esr900_ar8327_pad6_cfg.rxclk_delay_sel = AR8327_CLK_DELAY_SEL0;
+
+ ath79_eth0_pll_data.pll_1000 = 0xa6000000;
+ ath79_eth1_pll_data.pll_1000 = 0x03000101;
+
+ esr900_common_setup();
+}
+
+MIPS_MACHINE(ATH79_MACH_ESR900, "ESR900",
+ "EnGenius ESR900",
+ esr900_010_setup);
+
diff --git a/target/linux/ar71xx/files/arch/mips/ath79/nvram.c b/target/linux/ar71xx/files/arch/mips/ath79/nvram.c
index 43911b8..41c3542 100644
--- a/target/linux/ar71xx/files/arch/mips/ath79/nvram.c
+++ b/target/linux/ar71xx/files/arch/mips/ath79/nvram.c
@@ -16,6 +16,21 @@
#include "nvram.h"
+char *ath79_nvram_sanitize_mac(char *input)
+{
+ int i,j;
+ char *output=input;
+ for (i = 0, j = 0; i<strlen(input); i++,j++)
+ {
+ if (input[i]!='\"')
+ output[j]=input[i];
+ else
+ j--;
+ }
+ output[j]=0;
+ return output;
+}
+
char *ath79_nvram_find_var(const char *name, const char *buf, unsigned buf_len)
{
unsigned len = strlen(name);
@@ -59,6 +74,7 @@ int ath79_nvram_parse_mac_addr(const char *nvram, unsigned nvram_len,
goto free;
}
+ mac_str = ath79_nvram_sanitize_mac(mac_str);
t = sscanf(mac_str, "%02hhx:%02hhx:%02hhx:%02hhx:%02hhx:%02hhx",
&mac[0], &mac[1], &mac[2], &mac[3], &mac[4], &mac[5]);
diff --git a/target/linux/ar71xx/patches-3.10/610-MIPS-ath79-openwrt-machines.patch b/target/linux/ar71xx/patches-3.10/610-MIPS-ath79-openwrt-machines.patch
index 2dfecd2..1c3cdaa 100644
--- a/target/linux/ar71xx/patches-3.10/610-MIPS-ath79-openwrt-machines.patch
+++ b/target/linux/ar71xx/patches-3.10/610-MIPS-ath79-openwrt-machines.patch
@@ -1,6 +1,6 @@
--- a/arch/mips/ath79/machtypes.h
+++ b/arch/mips/ath79/machtypes.h
-@@ -16,22 +16,143 @@
+@@ -16,22 +16,144 @@
enum ath79_mach_type {
ATH79_MACH_GENERIC = 0,
@@ -35,6 +35,7 @@
+ ATH79_MACH_DIR_825_C1, /* D-Link DIR-825 rev. C1 */
+ ATH79_MACH_DIR_835_A1, /* D-Link DIR-835 rev. A1 */
+ ATH79_MACH_DRAGINO2, /* Dragino Version 2 */
++ ATH79_MACH_ESR900, /* EnGenius ESR900 */
+ ATH79_MACH_EW_DORIN, /* embedded wireless Dorin Platform */
+ ATH79_MACH_EW_DORIN_ROUTER, /* embedded wireless Dorin Router Platform */
+ ATH79_MACH_EAP7660D, /* Senao EAP7660D */
@@ -208,7 +209,7 @@
config ATH79_MACH_AP121
bool "Atheros AP121 reference board"
select SOC_AR933X
-@@ -9,64 +64,736 @@ config ATH79_MACH_AP121
+@@ -9,64 +64,746 @@ config ATH79_MACH_AP121
select ATH79_DEV_GPIO_BUTTONS
select ATH79_DEV_LEDS_GPIO
select ATH79_DEV_M25P80
@@ -474,6 +475,16 @@
+ select ATH79_DEV_ETH
+ select ATH79_DEV_USB
+
++config ATH79_MACH_ESR900
++ bool "EnGenius ESR900 board support"
++ select SOC_QCA955X
++ select ATH79_DEV_ETH
++ select ATH79_DEV_GPIO_BUTTONS
++ select ATH79_DEV_LEDS_GPIO
++ select ATH79_DEV_SPI
++ select ATH79_DEV_USB
++ select ATH79_DEV_WMAC
++
+config ATH79_MACH_EW_DORIN
+ bool "embedded wireless Dorin Platform support"
+ select SOC_AR933X
@@ -1059,7 +1070,7 @@
endif
--- a/arch/mips/ath79/Makefile
+++ b/arch/mips/ath79/Makefile
-@@ -38,9 +38,90 @@ obj-$(CONFIG_ATH79_ROUTERBOOT) += route
+@@ -38,9 +38,91 @@ obj-$(CONFIG_ATH79_ROUTERBOOT) += route
#
# Machines
#
@@ -1085,6 +1096,7 @@
+obj-$(CONFIG_ATH79_MACH_DIR_825_B1) += mach-dir-825-b1.o
+obj-$(CONFIG_ATH79_MACH_DIR_825_C1) += mach-dir-825-c1.o
+obj-$(CONFIG_ATH79_MACH_DRAGINO2) += mach-dragino2.o
++obj-$(CONFIG_ATH79_MACH_ESR900) += mach-esr900.o
+obj-$(CONFIG_ATH79_MACH_EW_DORIN) += mach-ew-dorin.o
+obj-$(CONFIG_ATH79_MACH_EAP7660D) += mach-eap7660d.o
+obj-$(CONFIG_ATH79_MACH_JA76PF) += mach-ja76pf.o
--
1.9.2
_______________________________________________
openwrt-devel mailing list
openwrt-devel at lists.openwrt.org
https://lists.openwrt.org/cgi-bin/mailman/listinfo/openwrt-devel
More information about the openwrt-devel
mailing list