[FS#3277] malta/mipseb64:
OpenWrt Bugs
openwrt-bugs at lists.openwrt.org
Fri Aug 14 10:42:50 EDT 2020
THIS IS AN AUTOMATED MESSAGE, DO NOT REPLY.
The following task has a new comment added:
FS#3277 - malta/mipseb64:
User who did this - Tony Ambardar (guidosarducci)
----------
BTW, I realized the "exitcode" refers to a status returned by wait() which, in the case of signal termination, encodes the signal in the low byte. So yes, 0x0b is SIGSEGV.
I also keep coming back to the fact the invalid read access address and the epc are the same. It seems like there's a crazy jump being made into inaccessible memory, from somewhere well away (ra=000000fffc2f05f0) from the init code.
While booting with "init=/bin/sh" a few times, I could manually mount /proc and look at the self memory map. The previous ra seems very close to the [vvar]/[vdso] regions, which could make sense given a long jump, and gives me some ideas/clues to follow up on.
----------
More information can be found at the following URL:
https://bugs.openwrt.org/index.php?do=details&task_id=3277#comment8662
You are receiving this message because you have requested it from the Flyspray bugtracking system. If you did not expect this message or don't want to receive mails in future, you can change your notification settings at the URL shown above.
More information about the openwrt-bugs
mailing list