[PATCH 0/2] MT8192/95: Set correct MSDCPLL rate
Matthias Brugger
matthias.bgg at gmail.com
Mon May 29 09:08:56 PDT 2023
On 22/05/2023 11:30, AngeloGioacchino Del Regno wrote:
> This series improves both stability/reliability and performance for
> eMMC and SD cards on MT8192 and MT8195, where the PLL may be set at
> a sub-optimal rate from the bootloader.
>
> This was tested on MT8192 Asurada Spherion and MT8195 Cherry Tomato
> Chromebooks.
>
> AngeloGioacchino Del Regno (2):
> arm64: dts: mediatek: mt8192: Make sure MSDCPLL's rate is 400MHz
> arm64: dts: mediatek: mt8195: Make sure MSDCPLL's rate is 400MHz
>
> arch/arm64/boot/dts/mediatek/mt8192.dtsi | 2 ++
> arch/arm64/boot/dts/mediatek/mt8195.dtsi | 2 ++
> 2 files changed, 4 insertions(+)
>
Whole series applied, thanks a lot!
Matthias
More information about the linux-arm-kernel
mailing list